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Abstract 
In this paper we present a novel approach to investigate the influence of non-uniformity in the minority carrier lifetime of c-Si 
wafers on solar cell efficiency. By using a combination of one-dimensional device modelling (cmd-PC1D 6) and finite element 
circuit modelling (Griddler 2) we are able to simulate the total IV characteristics of a solar cell based on input from minority 
carrier lifetime images. With suitable input regarding the optical properties, doping profiles, recombination behaviour and sheet 
resistance of the passivated and metallized surfaces involved this combined model can be used to predict the total cell efficiency 
of mc-Si solar cells and other cells with significant lateral variations in wafer quality. Several artificial test cases are investigated 
in order to determine the sensitivity of the method and the magnitude of the effect of lifetime distribution. We find that using the 
weighted average of the two-diode parameters ܬ଴ଵ , ܬ଴ଶ  and ܬ௟௜௚௛௧  in most cases provides a good description of total cell 
performance, correctly describing the IV parameters within an error of ~0.1 - 0.2 % relative as compared to simulations taking 
the complete lateral distribution over the wafer into account. The deviation was however observed to be up to 1.5% for extreme, 
artificial cases. By instead assuming an average carrier lifetime over the wafer larger errors are observed, due to the non-linear 
relation between the two-diode parameters and the bulk lifetime. 
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1. Introduction  
Directionally solidified multicrystalline silicon (mc-Si) is widely used in the photovoltaic industry due to the cost 
effective production process. The performance of mc-Si solar cells is, however, limited by recombination active 
impurities and extended crystal defects. Throughout the solidification process the crystal quality of conventional 
mc-Si deteriorates due to incorporation of impurities and generation and multiplication of crystal defects, such as 
grain boundaries and dislocations. Negative effects of impurities on the cell efficiency can to a certain degree be 
mitigated, e.g. by phosphorus gettering of metallic impurities during the emitter in-diffusion [1]. Thus, grain 
boundaries and especially dislocations are considered more detrimental to the cell performance in mc-Si solar cells. 
These dislocations, typically originating in grain boundaries, grow with the height in the ingot becoming 
increasingly dominating towards the top of conventional mc-Si [2]. Such localized areas of high dislocation density 
and corresponding low carrier lifetime reduce the solar cell performance considerably in wafers from the top part of 
ingots [3]. Recent improvements in directional solidification has reduced the dislocation growth considerably [4]. 
Seed assisted growth is used in production of high performance multicrystalline silicon (HPMC-Si), where it is 
believed the initial grain boundary orientation as well as the smaller grain size abates the growth of dislocation 
clusters. Still, the minority carrier lifetime of mc-Si still may vary considerably over the wafer. Using imaging 
techniques such as band-to-band photoluminescence imaging lifetimes can be determined with high spatial 
resolution [5], [6]. It is common to include the bulk carrier lifetime into simulations models to account for the 
influence of wafer quality on cell performance. However, it is generally not possible to include the effect of the 
distribution of the lifetime over the wafer into standard semiconductor simulation tools due to prohibitively large 
size of the simulation area.  The importance of the lateral distribution of the carrier lifetime is therefore an important 
question which is not straightforward to answer. In this paper we attempt to quantify the impact of lifetime 
variations with a combined approach using both local one-dimensional device simulations and a full-cell equivalent 
circuit model. 
2. Simulation approach 
This work attempts to combine the powers of two different simulations tools: cmd-PC1D 6.2 (and the user 
interface version PC1Dmod 6.1) are modification of the popular semiconductor device simulator PC1D [7], [8] with 
an updated physics engine, improved models for c-Si and the added option of running simulations from the 
command line. The program provides an easy and efficient way for solving the coupled nonlinear equations for 
carrier generation, recombination and transport in the device, but is limited to one dimensional structures [9], [10]. 
On the other hand, Griddler 2.5 is a finite element method solver for simulating a vast network of lumped circuit 
elements, designed to analyze the full metallization pattern in a complete solar cell [11], [12]. The program also 
allows for importing or drawing images of diode parameters, sheet resistances, light intensity, etc., thus enabling 
investigations of lateral variations in these quantities. In this paper we show how cmd-PC1D 6.2 together with a 
suitable cell model can be used to generate maps of the two-diode parameters ܬ଴ଵ, ܬ଴ଶ and ܬ௟௜௚௧௛ for both passivated 
and metallized areas, which can then be used as input for Griddler 2.  A schematic illustration of the total simulation 
process from lifetime map to IV curve is shown in Fig. 1. Note that the added flexibility obtained by running cmd-
PC1D 6 simulations from the command line enables us to fully automate this process, and it is therefore possible to 
e.g. run through a large series of lifetime images or provide feedback from the simulation results back to the cell 
parameters in the cmd-PC1D 6 model. 
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Fig.1. Process flow for simulations of a mc-Si solar cell featuring lateral variations in the minority carrier lifetime. (a) PL lifetime image used as 
input to the simulations. (b) Each pixel in the image is discretised to the closest value in a predefined list of lifetime values. (c) cmd-PC1D 6 and 
a relevant solar cell model is used to calculate IV curves for both passivated and metallized regions for each lifetime value. (d) Diode parameters 
are extracted from the simulated IV-curves by fitting the data to a two-diode model. These are then used together with the discrete lifetime map to 
generate maps for ܬ଴ଵሺݔǡ ݕሻ, ܬ଴ଶሺݔǡ ݕሻ and ܬ௟௜௚௛௧ሺݔǡ ݕሻ for passivated and metallized regions. Finally, these maps are automatically set as input to 
Griddler for simulation of the total IV curve of the cell. The full process is shown in equation form below the images. 
3. Quantifying the effect of lifetime non-uniformity 
In order to determine the effect of non-uniform distributions of carrier lifetime (and thus the two-diode 
parameters) we have simulated a series of artificial lifetime images with increasing number of good and bad regions 
placed in a checkerboard formation. The simulations were repeated for four different ratios between the high and 
low lifetime values ߬ଶȀ߬ଵ ൌ ͳͲͲͲ , 100, 10 and 1, with a constant average lifetime 
 ሺ߬ଶ ൅ ߬ଵሻȀʹ  of 200 μs. The cell parameters and metallization grid were set to representative values used in 
conventional Al-BSF solar cells. The results are shown in Fig. 2: We observe that the short circuit current stays 
constant, whereas the open circuit voltage decreases with increasing lifetime uniformity, seemingly benefiting from 
large, continuous areas of high lifetime. On the other hand, the fill factor increases for more uniform samples, which 
is to expected as there is a smaller difference in the current generated at different parts of the device. However, the 
total cell efficiency is slightly higher for the most non-uniform case, caused by the increased voltage. 
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Fig 2. Simulated values for the IV parameters ௢ܸ௖, ܬ௦௖, ܨܨ and efficiency ߟ for a numerical test-case involving a series of checker-board shaped 
lifetime maps with alternating high and low lifetime regions (see top). The number ݊ on the x-axis indicates the number of alternating squares 
along each side. Results are shown for different ratios between the high and low lifetime values, keeping the average lifetime constant at 200 μs. 
The initial cell efficiency is strongly dependent on the chosen ratio (shown in the top left legend). 
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Fig 3. Different cases used for investigations of the effect of lateral lifetime variations for a typical mc-Si wafer: (a) Full image, (b) uniform 
average ܬ଴ଵ, ܬ଴ଶ and ܬ௟௜௚௛௧ (c) uniform average ߬௕௨௟௞, (d) Redisitrution of pixels to separate good and bad regions. IV results for the complete cell 
are shown in Table I 
 
The simulation approach described in section 2 was also applied to actual lifetime images, measured by quasi-
steady state photoconductance calibrated photoluminescence imaging on a series of different mc-Si wafers. The 
wafers were passed through a damage etch, 5% HF clean and passivated on both sides by a 40 nm thick layer of a-
Si:H deposited by plasma enhanced chemical vapor deposition prior to lifetime measurements. The passivation layer 
provides a surface recombination velocity (SRV) of less than 2 cm/s, and the measured effective lifetime was 
therefore assumed to be equal to the bulk lifetime. For each cell, the effect of the lifetime distribution was 
investigated by simulating the IV curve of the complete cell for four different cases, using: a) the full lifetime map, 
b) the average of the calculated two-diode parameters over the complete cell, c) using the average bulk lifetime and 
d) sorting and redistributing the lifetime values over the diagonal of the lifetime image. Each case is illustrated in 
Fig. 3.  
Table 1. Simulated IV parameters for a full mc-Si lifetime image, using the four different assumptions described in Fig. 3 above. The lateral 
distribution of average ܬ଴ଵ, ܬ଴ଶ and ܬ௟௜௚௛௧ values is of little importance for most lifetime maps, which can therefore be accurately described by the 
average values for these parameters, within an error of ~0.1%  
 
Full image 
 
(a) 
Uniform 
average ܬ଴ 
(b) 
Uniform 
average ߬௕௨௟௞ 
(c) 
Redistributed 
pixels 
(d) 
ܬ௦௖   (mA/cm2) 36.5 36.5    (-0.02%) 36.5    (+0.2%) 36.4    (-0.1%) 
௢ܸ௖   (mV) 664.1 663.9  (-0.1%) 671.2  (+1.1%) 662.6  (-0.15%) 
ܨܨ   (%) 80.01 80.07  (+0.07%) 79.95  (-0.1%) 79.80  (-0.2%) 
ߟ      (%) 19.38 19.37  (-0.04%) 19.57  (+1.1%) 19.29  (-0.4%) 
 
We observe similar trends regarding the effect of lifetime non-uniformity on the complete cell IV curve for all 
the measured samples. Therefore, only the results from representative wafer are shown in Table 1. Firstly, we 
observe that using the average calculated ܬ଴ values for the entire cell (b) produces very similar results as when 
taking the complete lifetime image into account, within a relative difference of 0.1%. Averaging the effective 
lifetime (c) however produces larger errors above 1% relative, as is expected due to the non-linear relation between 
߬௕௨௟௞  and the ܬ଴  parameters. This point is also made very clear by the large difference in efficiency for the 
checkerboard example shown in Fig. 2. for the different ߬ଶȀ߬ଵ ratios, even if the average lifetime is kept constant in 
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each case. When the good and bad areas of the lifetime maps are separated into the corners of the wafers (d) we 
observe a decrease in efficiency between 0.2 and 0.4% relative for the mc-Si wafers.  
4. Summary 
A novel approach has been used to investigate the effect of lifetime non-uniformity in c-Si devices, using a 
combination of local 1D device simulations using cmd-PC1D 6.2 and finite element circuit modelling using 
Griddler 2.5. The complete IV curves for full size c-Si solar cells were simulated based on input from minority 
carrier lifetime images. An artificial test case involving checkerboard lifetime maps with varying degree of 
uniformity was investigated, showing that the ௢ܸ௖ benefits from highly distributed sample with large good areas, 
whereas the ܨܨ is highest for homogeneous lifetime. These two effects almost cancel out, resulting in a weak and 
decreasing dependence of cell efficiency with uniformity.  We find that using the weighted average of the two-diode 
parameters ଴ଵ , ଴ଶ  and ୪୧୥୦୲  in most cases provides a good description of total cell performance, correctly 
describing the IV parameters within an error of ~0.1 - 0.2 % relative as compared to simulations taking the complete 
lateral distribution over the wafer into account. The deviation was, however, observed to be up to 1.5% for extreme, 
artificial cases. By instead assuming an average carrier lifetime over the wafer larger errors are observed, due to the 
non-linear relation between the two-diode parameters and the bulk lifetime. 
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